(2¹/₂ Hours)

- N. B.: (1) <u>All</u> questions are <u>compulsory</u>.
 - (2) Make <u>suitable assumptions</u> wherever necessary and <u>state the assumptions</u> made.
 - (3) Answers to the <u>same question</u> must be <u>written together</u>.
 - (4) Numbers to the <u>right</u> indicate <u>marks</u>.
 - (5) Draw <u>neat labeled diagrams</u> wherever <u>necessary</u>.
 - (6) Use of Non-programmable calculators is allowed.







The flags are affected by the arithmetic and logic operations in the ALU. In most of these operations, the result is stored in the accumulator. Therefore, the flags generally reflect data conditions in the accumulator—with some exceptions. The descriptions and conditions of the flags are as follows:

- □ S—Sign flag: After the execution of an arithmetic or logic operation, if bit D_7 of the result (usually in the accumulator) is 1, the Sign flag is set. This flag is used with signed numbers. In a given byte, if D_7 is 1, the number will be viewed as a negative number; if it is 0, the number will be considered positive. In arithmetic operations with signed numbers, bit D_7 is reserved for indicating the sign, and the remaining seven bits are used to represent the magnitude of a number. However, this flag is irrelevant for the operations of unsigned numbers. Therefore, for unsigned numbers, even if bit D_7 of a result is 1 and the flag is set, it does not mean the result is negative. (See Appendix A2 for a discussion of signed numbers.)
- Z—Zero flag: The Zero flag is set if the ALU operation results in 0, and the flag is reset if the result is not 0. This flag is modified by the results in the accumulator as well as in the other registers.
- \Box AC—Auxiliary Carry flag: In an arithmetic operation, when a carry is generated by digit D₃ and passed on to digit D₄, the AC flag is set. The flag is used only internally for BCD (binary-coded decimal) operations and is not available for the programmer to change the sequence of a program with a jump instruction.
- □ **P**—**Parity flag:** After an arithmetic or logical operation, if the result has an even number of 1s, the flag is set. If it has an odd number of 1s, the flag is reset. (For example, the data byte 0000 0011 has even parity even if the magnitude of the number is odd.)
- □ **CY**—**Carry flag:** If an arithmetic operation results in a carry, the Carry flag is set; otherwise it is reset. The Carry flag also serves as a borrow flag for subtraction.

The bit positions reserved for these flags in the flag register are as follows:

| D_7 | D_6 | D_5 | D_4 | D_3 | D_2 | D_1 | Do |
|-------|-------|-------|-------|-------|-------|-------|----|
| S | Z | | AC | 1 | Р | | CY |

Among the five flags, the AC flag is used internally for BCD arithmetic; the instruction set does not include any conditional jump instructions based on the AC flag. Of the remaining four flags, the Z and CY flags are those most commonly used.

f. Explain the timing diagram of The Memory Read Cycle.



| | The remaining 8085 address lines (A₁₅-A₁₁) should be decoded to generate a Chip Select (CS) signal unique to that combination of address logic (illustrated in Examples 4.3 and 4.4) | |
|-----------------|---|----|
| | The 8085 provides two signals—IO/M and RD—to indicate that it is a memory read operation. The IO/M and RD can be combined to generate the MEMR (Memory Read) control signal that can be used to enable the used to enable the used to enable the used. | |
| | 4. Figure 4.12 also shows that memory places the data byte from the addressed register. | |
| | during T_2 , and that is read by the microprocessor before the end of T_3 . | |
| <u>2.</u> 1. | Attempt <u>any three</u> of the following: Explain the working of the OUT instruction in 8085 microprocessor. | 15 |
| | Opcode Operand Description | |
| | OUT 8-bit Port This is a two-byte instruction with the hexadecimal opcode D3, and the second byte is the port address of an output device. | |
| | This instruction transfers (copies) data from the accumula- tor to the output device. | |
| | Typically, to display the contents of the accumulator at an output device (such as LEDs) with the address, for example, 01H, the instruction will be written and stored in memory as follows: | |
| | MemoryMachineMemoryAddressCodeMnemonicsContents | |
| | 2050D3OUT 01H; $2050 \rightarrow 1 \ 1 \ 0 \ 0 \ 0 \ 1 \ 1 \ 0 \ 0 \ 1 \ 1$ | |
| | (Note: The memory locations 2050H and 2051H are chosen here arbitrarily for the illus- tration.) If the output port with the address 01H is designed as an LED display, the in- struction OUT will display the contents of the accumulator at the port. The second byte of this OUT instruction can be any of the 256 combinations of eight bits, from 00H to FFH. Therefore, the 8085 can communicate with 256 different output ports with device addresses ranging from 00H to FFH. Similarly, the instruction IN can be used to accept data from 256 different input ports. Now the question remains: How does one assign a device address or a port number to an I/O device from among 256 combinations? The decision is arbitrary and somewhat dependent on available logic chips. To understand a device address, it is necessary to examine how the microprocessor executes IN/OUT in- structions. | |
| | OUT INSTRUCTION (8085) | |
| | In the first machine cycle, M_1 (Opcode Fetch, Figure 5.1), the 8085 places the high-order memory address 20H on A_{15} - A_8 and the low-order address 50H on AD_7 - AD_0 . At the same time, ALE goes high and IO/M goes low. The ALE signal indicates the availability of the address on AD AD_1 and it can be used to demultiplet the bus. The IO/M being | |

of the address on AD_7-AD_0 , and it can be used to demultiplex the bus. The IO/M, being low, indicates that it is a memory-related operation. At T₂, the microprocessor sends the \overline{RD} control signal, which is combined with IO/M (externally, see Chapter 4) to generate the MEMR signal, and the processor fetches the instruction code D3 using the data bus. When the 8085 decodes the machine code D3, it finds out that the instruction is a 2-byte instruction and that it must read the second byte.

In the second machine cycle, M_2 (Memory Read), the 8085 places the next address, 2051H, on the address bus and gets the device address 01H via the data bus.

In the third machine cycle, M_3 (I/O Write), the 8085 places the device address 01H on the low-order (AD₇-AD₀) as well as the high-order (A₁₅-A₈) address bus. The IO/M signal goes high to indicate that it is an I/O operation. At T₂, the accumulator contents are placed on the data bus (AD₇-AD₀), followed by the control signal WR. By ANDing the IO/M and WR signals, the IOW (see Figure 4.5) signal can be generated to enable an output device.

Figure 5.1 shows the execution timing of the OUT instruction. The information necessary for interfacing an output device is available during T_2 and T_3 of the M_3 cycle. The data byte to be displayed is on the data bus, the 8-bit device address is available on the low-order as well as high-order address bus, and availability of the data byte is indicated by the WR control signal. The availability of the device address on both segments of the address bus is redundant information; in peripheral I/O, only one segment of the address bus (low or high) is sufficient for interfacing. The data byte remains on the data bus only for two T-states, then the processor goes on to execute the next instruction. Therefore, the data byte must be latched now, before it is lost, using the device address and the control signal (Section 5.13).





In memory-mapped I/O, the input and output devices are assigned and identified by 16bit addresses. To transfer data between the MPU and I/O devices, memory-related instructions (such as LDA, STA, etc.)* and memory control signals (MEMR and MEMW) are used. The microprocessor communicates with an I/O device as if it were one of the memory locations. The memory-mapped I/O technique is similar in many ways to the peripheral I/O technique. To understand the similarities, it is necessary to review how a data byte is transferred from the 8085 microprocessor to a memory location or vice versa. For example, the following instruction will transfer the contents of the accumulator to the memory location 8000H.

| Machine Code | Mnemonics | Comments |
|-----------------|-----------------------------------|--|
| 32 | STA 8000H | ;Store contents of accumulator in mem- ; ory location 8000H |
| 00 | | |
| 80 | | |
| | Machine Code 32 00 80 | Machine CodeMnemonics32STA 8000H00 80 |

(Note: It is assumed here that the instruction is stored in memory locations 2050H, 51H, and 52H.)

The STA is a three-byte instruction; the first byte is the opcode, and the second and third bytes specify the memory address. However, the 16-bit address 8000H is entered in the reverse order; the low-order byte 00 is stored in location 2051, followed by the high-order address 80H (the reason for the reversed order will be explained in Section 5.6). In this example, if an output device, instead of a memory register, is connected at this address, the accumulator contents will be transferred to the output device. This is called the **memory-mapped I/O technique**.

The execution of memory-related data transfer instructions is similar to the execution of IN or OUT instructions, except that the memory-related instructions have 16-bit addresses. The microprocessor requires four machine cycles (13 T-states) to execute the instruction STA (Figure 5.12). The machine cycle M_4 for the STA instruction is similar to the machine cycle M_3 for the OUT instruction.

For example, to execute the instruction STA 8000H in the fourth machine cycle (M_4) , the microprocessor places memory address 8000H on the entire address bus $(A_{15}-A_0)$. The accumulator contents are sent on the data bus, followed by the control signal Memory Write MEMW (active low).

The device selection has the following steps :-

| Decode AND t select) Use th To i which rea cumulator from M₄ from the i | e the address bus to gener he control signal with the pulse. e device select pulse to er interface a memory-mapped ds data from an input port t. The instruction has four in Figure 5.12. The contr input port to the micropro | ate the device address pulse. device address pulse to generate the device select (I/O nable the I/O port. ed input port, we can use the instruction LDA 16-bit, t with the 16-bit address and places the data in the ac- machine cycles; only the fourth machine cycle differs rol signal will be RD rather than WR, and data flow cessor. |
|--|--|---|
| c. List and ex Opcode | plain the various data t Operand | Description |
| MOV | Rd,Rs* | Move □ This is a 1-byte instruction □ Copies data from source register Rs to destination register Rd |
| MVI | R,8-bit* | Move Immediate This is a 2-byte instruction Loads the 8 bits of the second byte into the register specified |
| OUT | 8-bit port address | Output to Port This is a 2-byte instruction Sends (copies) the contents of the accumulator (A) to the output port specified in the second byte |
| IN | 8-bit port address | Input from Port This is a 2-byte instruction Accepts (reads) data from the input port specified in the second byte, and loads into the accumulator |
| d. What is a i | nstruction, instruction | word size and their types based on size ? |

An **instruction** is a command to the microprocessor to perform a given task on specified data. Each instruction has two parts: one is the task to be performed, called the **operation code** (opcode), and the second is the data to be operated on, called the **operand**. The operand (or data) can be specified in various ways. It may include 8-bit (or 16-bit) data, an internal register, a memory location, or an 8-bit (or 16-bit) address. In some instructions, the operand is implicit.

2.31 Instruction Word Size

The 8085 instruction set is classified into the following three groups according to word size or byte size.

In the 8085, "byte" and "word" are synonymous because it is an 8-bit microprocessor. However, instructions are commonly referred to in terms of bytes rather than words.

1. 1-byte instructions

2. 2-byte instructions

3. 3-byte instructions

ONE-BYTE INSTRUCTIONS

A 1-byte instruction includes the opcode and the operand in the same byte. For example:

| Opcode | Operand* | Binary Code | Hex Code |
|--------|-----------------------------|--|---|
| MOV | C,A | 0100 1111 | 4FH |
| ADD | В | 1000 0000 | 80H |
| СМА | | 0010 1111 | 2FH |
| | Opcode MOV ADD CMA | Opcode Operand* MOV C,A ADD B CMA | OpcodeOperand*Binary CodeMOVC,A0100 1111ADDB1000 0000CMA0010 1111 |

These instructions are 1-byte instructions performing three different tasks. In the first instruction, both operand registers are specified. In the second instruction, the operand B is specified and the accumulator is assumed. Similarly, in the third instruction, the accumulator is assumed to be the implicit operand. These instructions are stored in 8-bit binary format in memory; each requires one memory location.

| Task | Oncode | Operand | Binary Code | Hex | |
|---|--|--|--|--|---|
| | opeoue | operanu | binary coue | Code | |
| Load an 8-bit | MVI | A,32H | 0011 1110 | 3E | First Byte |
| data byte | | | 0011 0010 | 32 | Second Byte |
| in the ac- | | | Success of the last | | |
| cumulator. | | 1000 | | | |
| Load an 8-bit | MVI | B,F2H | 0000 0110 | 06 | First Byte |
| data byte in | | | 1111 0010 | F2 | Second Byte |
| register B. | | | | | |
| These instruction The data bytes 3 | ons would requ 32H and F2H | uire two memo are selected ar | ory locations each bitrarily as examp | n to store tl ples. | ne binary codes. |
| | | | | | |
| THREE-BYTE | INSTRUCTIO | NS | | | |
| In a 3-byte inst | ruction, the fir | rst byte specifi | ies the opcode, an | nd the follo | wing two bytes |
| specify the 16-b | it address. Not | te that the seco | nd byte is the low | -order addr | ess and the third |
| byte is the high- | -order address. | . For example: | | | |
| | | | Dimension | T | |
| Task | Oncode | Onerand | Code | Code* | |
| Load contents | IDA | 2050H | 0011 1010 | Code* | Einst D. |
| of memory | LDA | 203011 | 0101 0000 | 5A | First Byte |
| 2050H into A | | | 0010 0000 | 30 | Second Byte |
| 200011 1110 11 | | | 0010 0000 | 20 | Inira Byte |
| Transfer the | JMP | 2085H | 1100.0011 | C3 | First Duto |
| program | | 200511 | 1000 0101 | 85 | Second Bute |
| sequence to | | | 0010 0000 | 20 | Third Byte |
| manager laget | | | | | |
| memory locat | ion | | | 20 | inite Dyte |
| 2085H. | ion | | | 20 | |
| 2085H. | ion | | | | |
| 2085H. | ion | | | | |
| 2085H. Explain the follo | ion owing instruc | otion | | | |
| 2085H. Explain the follo)ADI : Add Im | ion owing instruc mediate Dat | ction a to Accumul | ator \ | | |
| Explain the follo ADI : Add Im Example Th | ion owing instruc mediate Dat e accumulator | ction a to Accumul contains 4AH | ator \ . Add the data by | te 59H to th | e contents of the |
| Explain the follo ADI : Add Im Example The accumulator. | ion owing instruc mediate Dat e accumulator | ction a to Accumul contains 4AH | ator \ . Add the data by | te 59H to th | e contents of the |
| Explain the follo (ADI : Add Im Example The accumulator. | owing instruct mediate Dat e accumulator | ction a to Accumul contains 4AH | ator \ . Add the data by | te 59H to th | e contents of the |
| Explain the foll (ADI : Add Im Example The accumulator. Instruction: | ion owing instruc mediate Dat e accumulator ADI 59H | ction a to Accumul contains 4AH Hex Code: | ator \ . Add the data byt C6 59 | te 59H to th | e contents of the |
| Explain the follo (ADI : Add Im Example The accumulator. Instruction: Addition: | owing instruc mediate Dat e accumulator ADI 59H | ction a to Accumul contains 4AH Hex Code: | ator \ . Add the data byt C6 59 | te 59H to th | e contents of the |
| Explain the follo (ADI : Add Im Example The accumulator. Instruction: Addition: | ion owing instruc mediate Dat e accumulator ADI 59H | ction a to Accumul contains 4AH Hex Code: | ator \ . Add the data byt C6 59 | te 59H to th | e contents of the |
| Explain the follo (ADI : Add Im Example The accumulator. Instruction: Addition: | ion owing instruc mediate Dat e accumulator ADI 59H | ction a to Accumul contains 4AH Hex Code: (A) : 4AH = | ator \ . Add the data byt C6 59 = 0 1 0 0 1 0 | te 59H to th | e contents of the |
| Explain the follo (ADI : Add Im Example The accumulator. Instruction: Addition: | ion owing instruc mediate Dat e accumulator ADI 59H | ction a to Accumul contains 4AH Hex Code: (A) : 4AH = + | ator \ . Add the data byt C6 59 | te 59H to th | e contents of the |
| Explain the follo (ADI : Add Im Example The accumulator. Instruction: Addition: | ion owing instruc mediate Dat e accumulator ADI 59H (Da | tion a to Accumul contains 4AH Hex Code: (A) : 4AH = + ta) : <u>59H =</u> | ator \setminus . Add the data byt C6 59 = 0 1 0 0 1 0 | te 59H to th | e contents of the |
| Explain the follo (ADI : Add Im Example The accumulator. Instruction: Addition: | ion owing instruc mediate Dat e accumulator ADI 59H (Da | etion a to Accumul contains 4AH Hex Code: (A) : 4AH = + ta) : $59H = A3H =$ | ator \ . Add the data byt C6 59 = 0 1 0 0 1 0 = 0 1 0 1 1 0 0 | te 59H to th 1 0 <u>0 1</u> 1 1 | e contents of the |
| Explain the follo (ADI : Add Im Example The accumulator. Instruction: Addition: | ion owing instruc mediate Dat e accumulator ADI 59H (Da | etion a to Accumul contains 4AH Hex Code: (A) : 4AH = + ta) : $59H =$ A3H = | ator \setminus . Add the data byt C6 59 = 0 1 0 0 1 0 = 0 1 0 1 1 0 0 = 1 0 1 0 0 0 | te 59H to th 1 0 <u>0 1</u> 1 1 | e contents of the |
| Explain the follo (ADI : Add Im Example The accumulator. Instruction: Addition: | ion owing instruc mediate Dat e accumulator ADI 59H (Da | ction a to Accumul contains 4AH Hex Code: (A) : 4AH = + ta) : $59H =$ A3H = Flags: S = 1, 2 P = 1 (2000) | ator \setminus . Add the data bythe C6 59 = 0 1 0 0 1 0 1 = 0 1 0 1 1 0 0 = 1 0 1 0 0 0 0 Z = 0, AC = 1 CY = 0 | te 59H to th 1 0 <u>0 1</u> 1 1 | e contents of the |
| Explain the follo 2085H. ADI : Add Im Example The accumulator. Instruction: Addition: | ion owing instruc mediate Dat e accumulator ADI 59H (Da | ction a to Accumul contains 4AH Hex Code: (A) : 4AH = + ta) : $59H =$ A3H = Flags: S = 1, 2 P = 1, 0 | ator \setminus . Add the data byt C6 59 = 0 1 0 0 1 0 = 0 1 0 1 1 0 0 = 1 0 1 0 0 0 0 Z = 0, AC = 1 CY = 0 | te 59H to th 1 0 <u>0 1</u> 1 1 | e contents of the |
| ii) JC : | ion owing instruct mediate Dat e accumulator ADI 59H (Da (Da Jump on Car | ction a to Accumul contains 4AH Hex Code: (A) : 4AH = + (A) : $59H =$ A3H = Flags: S = 1, 2 P = 1, 0 | ator \setminus . Add the data byt C6 59 = 0 1 0 0 1 0 = 0 1 0 1 1 0 0 = 1 0 1 0 0 0 0 Z = 0, AC = 1 CY = 0 | te 59H to th 1 0 $\frac{0}{1}$ 1 -t 2050U | e contents of the |
| ii) JC : Example JC | ion owing instruct mediate Dat e accumulator ADI 59H (Da Jump on Car 2050 transfe | ction a to Accumul contains 4AH Hex Code: (A) : 4AH = + (A) : $59H =$ A3H = Flags: S = 1, 2 P = 1, 0 ry ers control to i | ator \setminus . Add the data byt C6 59 = 0 1 0 0 1 0 = 0 1 0 1 1 0 0 = 1 0 1 0 0 0 0 Z = 0, AC = 1 CY = 0 | te 59H to th 1 0 $\frac{0}{1}$ 1 1 | e contents of the when the |
| ii) JC : Example JC : Example JC : Example JC : Example JC : | ion owing instruct mediate Dat e accumulator ADI 59H (Da Jump on Car 2050 transfe set to 1 | etion a to Accumul contains 4AH Hex Code: (A) : 4AH = + ta) : $59H =$ A3H = Flags: S = 1, 2 P = 1, 0 ry ers control to i | ator \setminus . Add the data byte C6 59 = 0 1 0 0 1 0 = 0 1 0 1 1 0 0 = 1 0 1 0 0 0 0 Z = 0, AC = 1 CY = 0 instruction stored | te 59H to th 1 0 $\frac{0}{1}$ 1 1 d at 2050H | e contents of the when the |
| ii) JC : Example JC : Example JC : Example JC : Example JC : carry flag is iii) XRA | ion owing instruct mediate Dat e accumulator ADI 59H (Da Jump on Car 2050 transfe set to 1 A : EX-OX th | etion a to Accumul contains 4AH Hex Code: (A) : 4AH = + ta) : $59H =$ A3H = Flags: S = 1, 2 P = 1, 0 ry ers control to f | ator \setminus . Add the data byte C6 59 = 0 1 0 0 1 0 = 0 1 0 1 1 0 0 = 1 0 1 0 0 0 0 Z = 0, AC = 1 CY = 0 instruction stored he Register with | the 59H to the 1 0 $\frac{0}{1}$ 1 1 d at 2050H accumulat | e contents of the when the |
| ii) JC : Example JC : Addition: iii) JC : Example JC carry flag is iii) XRA Example A | ion owing instruct mediate Dat e accumulator ADI 59H (Da Jump on Car 2050 transfe set to 1 A : EX-OX th ssume the con | etion a to Accumul contains 4AH Hex Code: (A) : 4AH = + ta) : $59H =$ A3H = Flags: S = 1, 2 P = 1, 0 ry ers control to intens of the ad | ator \setminus . Add the data byte C6 59 = 0 1 0 0 1 0 = 0 1 0 1 1 0 0 = 1 0 1 0 0 0 Z = 0, AC = 1 CY = 0 instruction stored he Register with ccumulator are 7 | te 59H to th 1 0 $\frac{0}{1}$ 1 1 d at 2050H accumulat 7H and of r | e contents of the when the tor egister D are 56 |
| ii) JC : Example Thaccumulator. Instruction: Addition: iii) JC : Example JC carry flag is iii) XRA Example A Exclusive OR | ion owing instruct mediate Dat e accumulator ADI 59H (Da Jump on Car 2050 transfe set to 1 A : EX-OX th ssume the con the contents | ction a to Accumul contains 4AH Hex Code: (A) : 4AH = + (A) : $\frac{59H}{A3H} =$ Flags: S = 1, 2 P = 1, 0 ry ers control to i e content of the aco of the register | ator \setminus . Add the data byte C6 59 = 0 1 0 0 1 0 = 0 1 0 1 1 0 0 = 1 0 1 0 0 0 0 Z = 0, AC = 1 CY = 0 instruction stored he Register with ccumulator are 7 D with the accur | te 59H to th 1 0 $0 \frac{1}{1}$ d at 2050H accumulat 7H and of r nulator. | e contents of the when the tor egister D are 56 |
| ii) JC : Example JC : Addition: iii) JC : Example JC carry flag is iii) XRA Example A Example A Example A | owing instruct mediate Dat e accumulator ADI 59H (Da Jump on Car 2050 transfe set to 1 A : EX-OX th ssume the con the contents | ction a to Accumul contains 4AH Hex Code: (A) : 4AH = + ta) : $\frac{59H}{A3H} =$ Flags: S = 1, 2 P = 1, 0 ry ers control to i the content of the action of the register | ator \setminus . Add the data byte C6 59 = 0 1 0 0 1 0 = 0 1 0 1 1 0 0 = 0 1 0 1 0 0 0 = 0 1 0 1 0 0 0 = 0 1 0 1 0 0 0 = 0 1 0 1 1 0 0 = 0 1 0 1 1 0 0 = 1 0 1 0 0 1 0 = 0 1 0 1 1 0 0 = 1 0 1 0 0 1 0 = 1 0 1 0 0 0 0 = 0 1 0 0 1 0 0 = 1 0 0 1 0 0 0 0 = 0 1 0 0 1 0 0 = 0 1 0 0 0 1 0 = 0 1 0 0 0 0 0 = 0 0 0 0 0 0 = 0 0 0 0 0 0 0 = 0 0 0 0 0 0 0 0 = 0 0 0 0 0 0 0 = 0 0 0 0 0 = 0 0 0 0 0 = 0 0 0 0 0 = 0 0 0 0 = 0 0 0 0 = 0 0 0 0 0 = 0 0 0 0 0 = 0 0 0 0 = 0 0 0 0 0 = 0 0 0 0 0 = 0 0 0 0 = 0 0 0 0 0 = 0 0 0 0 0 = 0 0 0 0 = 0 0 0 0 0 = 0 0 0 0 0 = 0 0 0 0 = 0 0 0 0 = 0 0 0 0 0 0 = 0 0 0 0 0 0 = 0 0 0 0 0 0 0 = 0 0 0 0 0 0 0 = 0 0 0 0 0 0 = 0 0 0 0 0 0 0 0 = 0 0 0 0 0 0 0 0 = 0 0 0 0 0 0 0 0 0 0 = 0 0 0 0 0 0 0 0 0 0 0 = 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 | te 59H to th 1 0 $0 \frac{1}{11}$ d at 2050H accumulat 7H and of r nulator. | e contents of the when the tor register D are 56 |
| ii) JC : Example Thaccumulator. Instruction: Addition: iii) JC : Example JC carry flag is iii) XRA Example A Example A Example A Exclusive OR Instruction: | owing instruct mediate Dat e accumulator ADI 59H (Da Jump on Car 2050 transfe set to 1 A : EX-OX th ssume the cor the contents XRA D | ction a to Accumul contains 4AH Hex Code: (A) : 4AH = + (A) : $\frac{59H}{A3H} =$ Flags: S = 1, 2 P = 1, 0 ry ers control to f the register Hex Code: | ator \setminus . Add the data bythough the data byth | te 59H to th 1 0 $0 \frac{1}{1}$ d at 2050H accumulat 7H and of r nulator. | e contents of the when the tor egister D are 56 |
| ii) JC : Example Thaccumulator. Instruction: Addition: iii) JC : Example JC carry flag is iii) XRA Example A Exclusive OR Instruction: | owing instruct mediate Dat e accumulator ADI 59H (Da Jump on Car 2050 transfe set to 1 A : EX-OX th ssume the cor the contents XRA D | etion a to Accumul contains 4AH Hex Code: (A) : $4AH =$ + ta) : $59H =$ A3H = Flags: S = 1, 2 P = 1, 0 ry ers control to i then:s of the ac of the register Hex Code: | ator \setminus . Add the data byte C6 59 = 0 1 0 0 1 0 = 0 1 0 1 1 0 0 = 1 0 1 0 0 0 0 Z = 0, AC = 1 CY = 0 instruction stored he Register with ccumulator are 7 D with the accur AA 7H = 0 1 1 1 0 0 | te 59H to th 1 0 $0 \frac{1}{1}$ d at 2050H accumulat 7H and of r nulator. | e contents of the when the tor egister D are 56 |
| ii) JC : Example JC iii) JC : Example JC carry flag is iii) XRA Example A Exclusive OR Instruction: | owing instruct mediate Dat e accumulator ADI 59H (((Da Jump on Car 2050 transfe set to 1 A : EX-OX th ssume the core the contents XRA D | etion a to Accumul contains 4AH Hex Code: (A) : $4AH =$ + ta) : $59H =$ A3H = Flags: S = 1, 2 P = 1, 0 ry et s control to i the register Hex Code: (A): 7 (D): 5 | ator \backslash . Add the data byt C6 59 = 0 1 0 0 1 0 = 0 1 0 1 1 0 0 = 1 0 1 0 0 0 0 Z = 0, AC = 1 CY = 0 instruction stored he Register with ccumulator are 7 D with the accur AA 7H = 0 1 1 1 0 6H = 0 1 0 1 0 | te 59H to th 1 0 $0 \frac{1}{1}$ d at 2050H accumulat 7H and of r nulator. 1 1 1 1 1 0 | e contents of the when the tor register D are 56 |
| ii) JC : Example Thaccumulator. Instruction: Addition: ii) JC : Example JC carry flag is iii) XRA Example A Exclusive OR Instruction: | owing instruct mediate Dat e accumulator ADI 59H (((Da Jump on Car 2050 transfe set to 1 A : EX-OX th ssume the con the contents XRA D | etion a to Accumul contains 4AH Hex Code: (A) : $4AH =$ + ta) : $59H =$ A3H = Flags: S = 1, 2 P = 1, 0 ry ers control to f the register Hex Code: (A): 7 (D): 5 | ator \backslash . Add the data byte C6 59 = 0 1 0 0 1 0 = 0 1 0 1 1 0 0 = 1 0 1 0 0 0 0 Z = 0, AC = 1 CY = 0 instruction stored he Register with ccumulator are 7 D with the accur AA 7H = 0 1 1 1 0 6H = <u>0 1 0 1 0</u> | the 59H to the 59H to the 1 0 $\frac{0}{11}$ $\frac{1}{11}$ $\frac{1}{11}$ $\frac{1}{110}$ $\frac{1}{110}$ $\frac{1}{110}$ $\frac{1}{110}$ $\frac{1}{110}$ $\frac{1}{110}$ $\frac{1}{100}$ \frac | e contents of the when the tor egister D are 56 |
| ii) JC : Example Thaccumulator. Instruction: Addition: iii) JC : Example JC carry flag is iii) XRA Example A Exclusive OR Instruction: | ion owing instruct mediate Dat e accumulator ADI 59H (Da Jump on Car 2050 transfe set to 1 A : EX-OX the ssume the contents XRA D Ex | etion a to Accumul contains 4AH Hex Code: (A) : $4AH =$ + ta) : $59H =$ A3H = Flags: S = 1, 2 P = 1, 0 ry ers control to i the register Hex Code: (A): 7 (D): 5 cclusive OR: | ator \ . Add the data byte C6 59 = 0 1 0 0 1 0 = 0 1 0 1 1 0 0 = 1 0 1 0 0 0 Z = 0, AC = 1 CY = 0 instruction stored he Register with ccumulator are 7 D with the accur AA 7H = 0 1 1 1 0 6H = $\frac{0101}{0010}$ | the 59H to the 59H to the 59H to the 1 0 $\frac{0}{11}$ $\frac{1}{11}$ $\frac{1}{11}$ $\frac{1}{11}$ $\frac{1}{11}$ $\frac{1}{11}$ $\frac{1}{110}$ $\frac{1}{0}$ $\frac{1}{0}$ $\frac{1}{11}$ $$ | e contents of the when the tor egister D are 56 |

| | Example Assume the accumulator has data byte 03H and register C holds byte 81H. Combine the bits of register C with the accumulator bits. | |
|-----------------|--|-----|
| | Instruction: ORA C Hex Code: B1 | |
| | Register contentsRegister contentsbefore instructionLogical ORafter instructionSZ AC P CY | |
| | $\begin{array}{c ccccccccccccccccccccccccccccccccccc$ | |
| | v) JNZ : Jump on no Zero Example JNC 2050 transfers control to instruction stored at 2050H when the ZERO flag is set to 0 | |
| f. | Write an assembly program for 8085 microprocessor to add the content of C030H and C031H . Store the sum in C040H and carry at C041H. MVI A,00H MVI B,00H MVI C,00H LDA C030H MOV B,A LDA C031 ADD B JNC HERE INR C HERE: STA C040 MOV A,C STA C041 HLT | |
| | | 1.5 |
| З. а. | Attempt <i>any three</i> of the following: Write an assembly program for 8085 microprocessor to transfer the contents of 10 | 15 |
| | memory location from C030H- C039H to C040H - C041H. | |
| | LXI H, CO30H | |
| | LXI D, CO40H HERE: MOV A M | |
| | STAX D | |
| | INX H | |
| | DCR C | |
| | JNZ HERE | |
| h | HL1 Explain the various Rotate Instruction for 8085 microprocessor | |
| | ¹ RLC: Rotate Accumulator Left | |
| | RAL: Rotate Accumulator Left Through Carry | |
| | RAR: Rotate Accumulator Right Through Carry | |

| Example lator has | e Rotate the co A7H and the C | ontents of the arry flag is re | accumulator through (set. | Carry, assuming the accumu- |
|-------------------------|-----------------------------------|-----------------------------------|--|---|
| Instructio | on: RAL | Hex Code: | 17 | |
| | | | C | Y |
| | Accumulator c before instruct | ontent | $\begin{array}{c ccccccccccccccccccccccccccccccccccc$ | $\begin{array}{c ccccccccccccccccccccccccccccccccccc$ |
| | | | C | Y |
| | A commulator o | ontents | | |
| | after instructio | n | | |
| Example | :rotate the cor | tents of the a | accumulator right, if | it contain AFH and the |
| carry flag Instructi | on: RRC | Hex Code: | 0F | Reisen Course roully |
| | | | CY 0 | |
| | Accumulator of before instruct | contents ion | $\begin{array}{c ccccccccccccccccccccccccccccccccccc$ | $\begin{array}{c ccccccccccccccccccccccccccccccccccc$ |
| | | | CY | |
| | | | 1 | |
| | Accumulator of after instruction | contents m | 1 1 0 1 | 0 0 1 1 |
| Example Carry fla | e Rotate the c | ontents of th | e accumulator assumi | ng it contains A7H and the |
| Instruction | on RAR | Hex Code: 1 | F | the second stability of |
| mstructi | JII. KAK | Tiex Code. | C | × |
| | | | 0 | |
| | Accumulator of before instruct | ontents | $D_7 D_6 D_5 D_4$ | $\begin{array}{c ccccccccccccccccccccccccccccccccccc$ |
| | control modified | | C' | Y |
| | | | [] | Ĵ |
| | Accumulator of after instruction | ontents n | 0 1 0 1 | 0 0 1 1 |
| Calculate | the time dela | v for the 808 | 5-based Microcomp | uter with 2 MHz clock |
| frequence | y. | , 101 110 000 | | |
| Label | Mnemonics | Operand | | T cycle |
| | MVI | C,FFH | | 7 |
| LOOP: | DCR | C | | 4 |
| | JINZ | LOOP | | 10/ / |
| Clock | requency of | the system | $n f = 2 MH_2$ | |
| Clock | period T - | $f = 1/2 \sqrt{10}$ | $10^{-6} - 0.5 \mu c$ | |
| Time | r = 1 | VI = 7 T = 1 | $10 - 0.5 \mu s$ | |
| Time to | execute M | v1 = / 1-Sl | ales × 0.5 | |
| | E' | $= 5.5 \mu$ | S de al de la companya de la compa | |
| In MAT | Figure 8.2, reg | ister C is load | and with the count F | FH (255_{10}) by the instruction |
| and JNZ | form a loop w | ith a total of 1 | 14 (4 + 10) T-states. The | The loop is repeated 255 times |
| until regi Th | ster $C = 0$. e time delay in | the loop T_L w | with 2 MHz clock freq | uency is calculated as |
| | | TL = (T > | × Loop T-states × N10 |)) |
| where ' | Γ ₁ = Time delay | in the loop | | |
| | T = System clo | ock period | | |
| N | $I_{10} = Equivalent$ | decimal num | ber of the hexadecim | al count loaded in the delay |

 $T_L = (0.5 \times 10^{-6} \times 14 \times 255)$ = 1785 µs $\approx 1.8 \text{ ms}$

The T-states for JNZ instruction are shown as 10/7. This can be interpreted as follows: The 8085 microprocessor requires ten T-states to execute a conditional Jump instruction when it jumps or changes the sequence of the program and seven T-states when the program falls through the loop (goes to the instruction following the JNZ). In Figure 8.2, the loop is executed 255 times; in the last cycle, the JNZ instruction will be executed in seven T-states. This difference can be accounted for in the delay calculation by subtracting the execution time of three states. Therefore, the adjusted loop delay is

> $T_{LA} = T_L - (3 \text{ T-states} \times \text{Clock period})$ = 1785.0 μ s - 1.5 μ s = 1783.5 μ s

Now the total delay must take into account the execution time of the instructions outside the loop. In the above example, we have only one instruction (MVI C) outside the loop. Therefore, the total delay is

Total Delay = $\frac{\text{Time to execute instructions}}{\text{outside loop}} + \frac{\text{Time to execute loop instructions}}{\text{loop instructions}}$

$$\begin{split} T_{D} &= T_{O} + T_{LA} \\ &= (7 \times 0.5 \ \mu s) + 1783.5 \ \mu s = 1787 \ \mu s \\ &\approx 1.8 \ ms \end{split}$$

The difference between the loop delay T_L and these calculations is only 2 μ s and can be ignored in most instances.

The time delay can be varied by changing the count FFH; however, to increase the time delay beyond 1.8 ms in a 2 MHz microcomputer system, a register pair or a loop within a loop technique should be used.

d. Draw and explain a flowchart for a zero to nine counter.



The **stack** in an 8085 microcomputer system can be described as a set of memory locations in the R/W memory, specified by a programmer in a main program. These memory locations are used to store binary information (bytes) temporarily during the execution of a program.

The beginning of the stack is defined in the program by using the instruction LXI SP, which loads a 16-bit memory address in the stack pointer register of the microprocessor. Once the stack location is defined, storing of data bytes begins at the memory address that is one less than the address in the stack pointer register. For example, if the stack pointer register is loaded with the memory address 2099H (LXI SP,2099H), the storing of data bytes begins at 2098H and continues in reversed numerical order (decreasing memory addresses such as 2098H, 2097H, etc.). Therefore, as a general practice, the stack is initialized at the highest available memory location to prevent the program from being destroyed by the stack information. The size of the stack is limited only by the available memory.

Data bytes in the register pairs of the microprocessor can be stored on the stack (two at a time) in reverse order (decreasing memory address) by using the instruction PUSH. Data bytes can be transferred from the stack to respective registers by using the instruction POP. The stack pointer register tracks the storage and retrieval of the information. Because two data bytes are being stored at a time, the 16-bit memory address in the stack pointer register is decremented by two; when data bytes are retrieved, the address is incremented by two. An address in the stack pointer register indicates that the next two memory locations (in descending numerical order) can be used for storage.

POP: Pop off Stack to Register Pair

| Opcode | Operand | Bytes | M -Cycles | T-States | Hex | Code | |
|--------|-----------|-------|------------------|-----------------|----------------------------|-----------------------------|--|
| POP | Reg. pair | 1 | 3 | 10 | Reg. B D H PSW | Hex C1 D1 E1 F1 | |

Description The contents of the memory location pointed out by the stack pointer register are copied to the low-order register (such as C, E, L, and flags) of the operand. The stack pointer is incremented by 1 and the contents of that memory location are copied to the high-order register (B, D, H, A) of the operand. The stack pointer register is again incremented by 1.

Flags No flags are modified.

Example Assume the stack pointer register contains 2090H, data byte F5 is stored in memory location 2090H, and data byte 01H is stored in location 2091H. Transfer the contents of the stack to register pair H and L.

Instruction: POP H Hex Code: E1

| Register contents before instruction | Stack contents | Register contents after instruction |
|--------------------------------------|------------------|--|
| H XX XX L SP 2090 | 2090F52091012092 | H 01 F5 L SP 2092 |

| Opcode | | | | | | | |
|---|--|--|---|--|---|---|-----------------------------------|
| - | Operand | Bytes | M-Cycles | T-States | Hex (| Code | |
| PUSH | Reg. pair | 1 | 3 | 12 | Reg. B D H PSW | Hex C5 D5 E5 F5 | 004 1-10 |
| Description the stack contents of pointer reg flags) are | on The conto in the followi f the high-ord gister is decrea- copied to that | ents of the r ng sequence ler register (mented agai location. | egister pair des e. The stack pa (B, D, H, A) au n and the conte | signated in the pinter register re copied into ents of the low | e operand a is decrem that location w-order reg | are copied aented an ion. The gister (C, | d into d the stack E, L, |
| Flags N | o flags are mo | dified. | | | | | |
| Example and registe | Assume the er C contains : | stack point 57H. Save tl | er register con he contents of | tains 2099H, the BC registe | register B er pair on t | contains he stack. | 32H |
| Instruction | : PUSH B | Hex Coo | le: C5 | | | | |
| Register co before ins B 32 | ontents rruction 57 C | | Stack content after instruction 2097 57 2098 32 | s | Regi afte B | ister cont er instruct 32 57 | tion |
| SP 209 | 99 | | 2099 XX | | SP | 2097 | |
| struction is used at the | outine), and R used in the n end of the su | ET (return to nain program broutine to r | main program to call a subro eturn to the ma | from a subrout outine, and the in program, W | tine). The C RET instru- Then a subru | ALL in- uction is outine is | |
| struction is used at the called, the lowing the ferred to th subroutine, ecution is Example 9 INSTRUCT Opcode | outine), and R a used in the n end of the su contents of the CALL instruct the subroutine ac the memory a resumed in the .3. CIONS Operand | ET (return to nain program broutine to r e program co tion, is stored ddress. When ddress stored he main pro | o main program to call a subro eturn to the ma punter, which is d on the stack a the RET instru- l on the stack is gram. This sec | from a subrout outine, and the in program. W the address of nd the program action is execut retrieved, and puence of even | tine). The C RET instru- then a subru- the instruct n execution ted at the err the sequence ints is illust | CALL in- uction is outine is etion fol- is trans- nd of the ce of ex- trated in | |
| struction is used at the called, the lowing the ferred to th subroutine, ecution is Example 9 INSTRUCT Opcode CALL | outine), and R. used in the n end of the su contents of the CALL instructed e subroutine and the memory a resumed in the 3. CHONS Operand 16-bit memory address of subroutine | ET (return to nain program broutine to r e program co tion, is stored ddress. When ddress stored he main pro ory Call S a | a main program to call a subro eturn to the ma punter, which is d on the stack a n the RET instru- l on the stack is gram. This sec ubroutine Unco- s is a 3-byte ins- uence to a subro res the contents ss of the next in- crements the sta- nps uncondition l by the second e specifies a line- cifies a page nu- s instruction is n in the subrouti | from a subrout putine, and the in program. We the address of nd the program action is execut retrieved, and puence of even address of even attruction that transform attruction that transform attruction on the ck pointer reginant ally to the mern and third bytes e number and the mber accompanied bine | tine). The C e RET instru- then a subre- the instruc- nexecution ted at the er the sequence its is illust ansfers the a counter (the he stack ster by two nory locations . The secon- the third byther by a return i | ALL in- uction is outine is setion fol- is trans- nd of the ce of ex- trated in program ne ad- on speci- nd te nstruc- | |
| call a sub- struction is used at the called, the lowing the ferred to th subroutine, ecution is Example 9 INSTRUCT Opcode CALL | cutine), and R a used in the n end of the su contents of the CALL instruct e subroutine ac the memory a resumed in th .3. CIONS Operand 16-bit memory address of subroutine | ET (return to nain program broutine to r e program co tion, is stored ddress. When ddress stored he main pro ory Call S a | a main program to call a subre eturn to the ma punter, which is d on the stack a n the RET instru- l on the stack is gram. This sec ubroutine Unco s is a 3-byte ins- uence to a subre res the contents ss of the next in- crements the sta- nps uncondition l by the second e specifies a line- cifies a page nu s instruction is n in the subrouti | from a subrout putine, and the in program. We the address of address of address of address of retrieved, and puence of even address of even address of the program astruction that tr putine address of the program astruction) on the ck pointer reginally to the mer and third bytes e number and to mber accompanied be ne | tine). The C e RET instru- then a subre- f the instruc- n execution ted at the er the sequence ints is illust ansfers the n counter (the he stack ster by two nory locations. The secon- the third by by a return i | ALL in- uction is outine is setion fol- is trans- nd of the ce of ex- trated in program ne ad- on speci- nd te nstruc- | |
| call a subj struction is used at the called, the lowing the ferred to th subroutine, ecution is Example 9 INSTRUCT Opcode CALL CALL CALL EXE Memory Address | cutine), and R. used in the n end of the su contents of the CALL instruct e subroutine active the memory a resumed in th .3. CONS Operand 16-bit memory address of subroutine | ET (return to nain program broutine to r e program co tion, is stored ddress. When ddress stored he main pro ory Call S a | a main program to call a subro eturn to the ma punter, which is d on the stack a n the RET instru- l on the stack is gram. This sec ubroutine Unco s is a 3-byte ins- uence to a subro res the contents ss of the next in- crements the sta- nps uncondition l by the second e specifies a line- cifies a page nu- s instruction is n in the subrouti | from a subrout putine, and the in program. We the address of nd the program action is execut retrieved, and puence of even additionally struction that tra- putine address of the program astruction) on the ck pointer reginally to the mer- and third bytes e number and the mber accompanied bine Commer | tine). The C e RET instru- then a subro- the instruc- n execution ted at the er the sequence its is illust ansfers the a counter (the he stack ster by two nory locations . The second the third by by a return i | ALL in- uction is outine is setion fol- is trans- nd of the ce of ex- trated in program ne ad- on speci- nd te nstruc- | |



| | Operand | Dytes | M-Cycles | T-States | Hex Code | |
|--|---|--|---|--|--|--------------|
| LHLD | 16-bit address | 3 | 5 | 16 | 2A | |
| Description he 16-bit a register H. 7 | The instruct ddress in regination of the contents of the content | ction copie ster L and of source n | s the contents copies the co nemory location | of the memory ntents of the ons are not alte | y location pointed ou next memory locatio ered. | t by n in |
| Flags No | flags are affec | cted. | | | | |
| Example Fransfer me | Assume mem | ory locati s to registe | on 2050H cor ers HL. | ntains 90H an | d 2051H contains 0 | 01H. |
| nstruction: | LHLD 2050 |)H He | x Code: 2A | 50 20 | | |
| | Memo before 205 205 | ory content instructio 0 90 1 01 | n a | egister conten | n n | |
| SHLD: | Store H an | d L Req | н isters Direc | 90 | | |
| Opcode | Operand | Bytes | M-Cycles | T-States | Hex Code | |
| SHLD | 16-bit address | 3 | 5 | 16 | 22 | |
| tered. This third byte s | is a 3-byte inspecifies the h | struction; the struction struction is the structure of th | ne second byte address. | specifies the le | ow-order address and | the |
| Example | Assume the | H and L re | | | | the |
| contents at | memory loca | tions 2050 | H and 2051H. | n 01H and FFI | H, respectively. Store | |
| contents at Instruction | memory loca : SHLD 205 | tions 2050 OH He | egisters contain H and 2051H. ex Code: 22 5 | 50 20 | H, respectively. Store | |
| contents at Instruction Re be | egister content more instruction | tions 2050 OH He s n | egisters contain H and 2051H. ex Code: 22 f | 50 20 Memory and after i | register contents | |
| contents at Instruction Re be | egister content fore instruction | tions 2050 0H He s n _ 20 20 | egisters contain H and 2051H. ex Code: 22 5 50 FF 51 01 | 6 01H and FFI 50 20 Memory and after i H 0 | register contents nstruction | |
| contents at Instruction Re be H | SHLD 205 SHLD 205 egister content fore instruction 01 FF 1 XCHG and 2 XCHG : Exc Pair respective | tions 2050 OH He s n 20 20 XTHL hange the vely | egisters contain H and 2051H. ex Code: 22 f 50 FF 51 01 content of th | 6 01H and FFI 50 20 Memory and after i H 0 e HL register | register contents nstruction FF L Pair with DE Regi | ster |
| contents at Instruction Re be H ii) | SHLD 205 SHLD 205 egister content fore instruction 01 FF I XCHG and 2 XCHG : Exc Pair respective XTHL : Exc The contents of | tions 2050 OH He s n 20 CTHL hange the vely change the | egisters contain H and 2051H. ex Code: 22 f 50 FF 51 01 content of th H and L with | 6 01H and FFI 50 20 Memory and after i H 0 e HL register h the top of th | register contents nstruction FF L Pair with DE Regine Stack | ster |
| contents at Instruction Re be H ii) | SHLD 205 SHLD 205 egister content fore instruction 01 FF I XCHG and X XCHG : Exc Pair respective XTHL : Exc The contents of | tions 2050 OH He s n 20 XTHL hange the vely change the of various 1 | egisters contain H and 2051H. ex Code: 22 f 50 FF 51 01 content of th e H and L with registers and st | 6 01H and FFI 50 20 Memory and after i H 0 e HL register h the top of th ack locations a | register contents nstruction FF L Pair with DE Regine Stack are as shown: | ster |
| contents at Instruction Re be ii) | A memory loca memory loca SHLD 205 egister content fore instruction I 01 FF I XCHG and X XCHG and X XCHG : Exc Pair respectiv XTHL : Exc The contents of H SP | tions 2050 OH He s n 20 20 CTHL hange the vely change the of various 1 A2 57 2095 | egisters contain H and 2051H. Ex Code: 22 $\frac{50}{51}$ $\frac{FF}{01}$ content of the H and L with registers and st | a 01H and FFI 50 20 Memory and after i H 0. e HL register h the top of th ack locations a Stacks 2095 38 2096 67 | register contents nstruction FF L Pair with DE Regine Stack are as shown: | ster |
| contents at Instruction Re be H ii) | A solution the second s | tions 2050 OH He s n 20 20 CTHL hange the vely change the of various n A2 57 2095 hese register | egisters contain H and 2051H. Ex Code: 22 $\frac{4}{50}$ 50 $\frac{FF}{01}$ content of th H and L with registers and st L | a 01H and FFI 50 20 Memory and after i H 0 e HL register h the top of th ack locations a Stacks 2095 38 2096 67 ction XTHL. | register contents nstruction FF L Pair with DE Regine Stack are as shown: | ster |
| contents at Instruction Re be H ii) | A souther the second se | tions 2050 OH He s n 20 20 CTHL hange the vely change the of various 1 A2 57 2095 hese register ster conten | egisters contain H and 2051H. Ex Code: 22 $\frac{4}{50}$ $50 FF \\ 01 01$ content of the H and L with egisters and start L ers after instruct | A OTH and FFI 50 20 Memory and after i H 0. e HL register h the top of th ack locations a Stacks 2095 38 2096 67 etion XTHL. | register contents nstruction FF L Pair with DE Regine Stack are as shown: | ster |
| contents at Instruction Re be H ii) | SHLD 205 egister content fore instruction t 01 FF I XCHG and X XCHG : Exc Pair respectiv XTHL : Exc The contents of the SP | tions 2050 OH He s n 20 20 CTHL hange the vely change the of various 1 A2 57 2095 hese register ster conten ter XTHL | egisters contain H and 2051H. ex Code: 22 $\frac{50}{51}$ $\frac{FF}{01}$ content of the H and L with registers and st L ers after instructs | 6 01H and FFI 50 20 Memory and after i H 0 e HL register h the top of th ack locations a Stacks 2095 38 2096 67 ction XTHL. Stacks | register contents nstruction FF L Pair with DE Regine Stack are as shown: | ster |

| | SBB: Sub | tract Sou | rce and B | orrow from | Accumula | ator | - 1 | | |
|---|--|---|---|--|--|---|------------------------------------|---------------------------|----|
| | Opcode | Operand | Bytes | M-Cycles | T-States | Hex | Code | | |
| | SBB | Reg. Mem. | 1 1 | 1 2 | 4 7 | Reg. B | Hex 98 | | |
| | | | | | | D E | 99 9A 9B | | |
| | | | | | 8-5 | H L | 9C 9D | | |
| | | | | | | M A | 9E 9F | | |
| | Description subtracted f mulator. The is reset. | The conterned the contents of | ents of the o atents of the f the operan | perand (registe accumulator a d are not altere | er or memory) and the results ed; however, t | and the B are place he previou | Borrow fl ed in the 18 Borro | ag are accu- w flag | |
| | Example Borrow flag borrow fron | Assume the is already so the accume | e accumulato set by the pre- ulator. | or contains 371 evious operatio | H, register B n. Subtract the | contains a contents | 3FH, and of B wit | the the | |
| | Instruction: The subtrac first to the s | SBB B tion is perfo ubtrahend: | Hex Code: rmed in 2's o | 98 complement; he | owever, the bo | rrow need | s to be a | dded | |
| | 7 1240-14. | | (B): | 3F | | | | S | |
| | and the second second | | Borrow: | + 1 | | | | | |
| | | S | ubtrahend: | 40H = 0 1 (| 0 0 0 0 0 0 | | | | |
| | | 2's com | plement of | 40H = 1 1 (| 0 0 0 0 0 0 | | | 12 | |
| | | | (A) | = 0 0 | | - F7H | | | |
| | current to | Complem | ent Carry: | 1/1 1 | 1 0 1 1 1 | -17/11 | | | |
| | The Borrow flag is reset | flag is set t during the s | o indicate th ubtraction. | e result is in 2 | 's complement | . The prev | vious Bo | rrow | |
| c | Explain the i) (| following : Cross Asser | - nbler | | | | | | 03 |
| | PCs and their compatibles are widely used on college campuses, and we can use PCs to develop (assemble) 8085 assembly language programs by using a program called Cross-Assembler. PCs are designed around Intel processors that have different mnemonics from those of the 8085; thus, we need a program that can translate the 8085 mnemonics, but operate under the PC microprocessor. Such a program is called a cross-assembler . For example, the 8085 cross-assembler from 2500 AD Software Inc. has two programs: one is an assembler named X8085 and the other is a linker with the file name LINK. After assembling a program, the Hex file (described later) can be directly transferred to R/W memory of your 8085 single-board microcomputer by using a download program. Thus, programs and/or hardware-related laboratory experiments can be easily performed. Writing and assembling a program using a cross-assembler such as X8085 on the PC is described as follows. | | | | | PCs to Cross- s from es, but er. For s: one ter as- b R/W Thus, on the | 02 | | |
| | 1. Call 2. Call 3. Call 4. Exec ii) I | an editor p a Cross As a link prog tute the pro Loader | rogram and sembler to A ram to gene gram | l create a sour Assemble the rate the exect | ce file in asse source file table file | embly lang | guage | | |

| | LOADER | | | | |
|---|--|--|--|--|--|
| | The Loader (or Linker) is a program that takes the Object file generated by the Assembl program and generates a file in binary code called the COM file or the EXE file. Th COM (or EXE) file is the only executable file—i.e., the only file that can be executed to the microcomputer. To execute the program, the COM file is called under the control the operating system and executed. In different assemblers, the COM file may be labeled by other names. | | | | |
| d | What is the function performed by a debugger? | | | | |
| | DEBUGGER | | | | |
| | The Debugger is a program that allows the user to test and debug the Object file. The user can employ this program to perform the following functions: | | | | |
| | \Box Make changes in the object code. | | | | |
| | Examine and modify the contents of memory. Set breakpoints, execute a segment of the program, and display register contents after the execution. | | | | |
| | | | | | |
| | □ Trace the execution of the specified segment of the program, and display the register and memory contents after the execution of each instruction. | | | | |
| | Disassemble a section of the program; i.e., convert the object code into the source code or mnemonics. | | | | |
| e | Explain the steps of 8085 microprocessor interrupt process. Step 1: The interrupt process should be enabled by writing the instruction EI in the main program. This is similar to keeping the phone receiver on the hook. The instruction EI sets the Interrupt Enable flip-flop. The instruction DI resets the flip-flop and disables the interrupt process. | | | | |
| | Instruction EI (Enable Interrupt) | | | | |
| | This is a 1-byte instruction. The instruction sets the Interrupt Enable flip-flop and enables the interrupt process. System reset or an interrupt disables the interrupt process. | | | | |
| | System reset of an interrupt disables the interrupt process. | | | | |
| | Instruction DI (Disable Interrupt) | | | | |
| | This is a 1-byte instruction. The instruction resets the Interrupt Enable flip-flop and disables the interrupt. It should be included in a program segment where an interrupt from an outside source cannot be tolerated. | | | | |
| | Step 2: When the microprocessor is executing a program, it checks the INTR line during the execution | | | | |
| | Step 3: If the line INTR is high and the interrupt is enabled, the microprocessor completes the current instruction, disables the Interrupt Enable flip-flop and sends a signal called INTA—Interrupt Acknowledge (active low). The processor cannot accept any interrupt requests until the interrupt flip-flop is enabled again | | | | |
| | Step 4: The signal INTA is used to insert a restart (RST) instruction (or a Call instruc- tion) through <i>external hardware</i> . The RST instruction is a 1-byte call instruc- tion (explained below) that transfers the program control to a specific memory location on page 00H and restarts the execution at that memory location after executing Step 5 | | | | |
| | Step 5: When the microprocessor receives an RST instruction (or a Call instruction), it saves the memory address of the next instruction on the stack. This is similar to inserting a bookmark. The program is transferred to the CALL location. | | | | |
| | Step 6: Assuming that the task to be performed is written as a subroutine at the specified location, the processor performs the task. This subroutine is known as a service routine. | | | | |
| | Step 7: The service routine should include the instruction EI to enable the interrupt again. This is similar to putting the receiver back on the hook. | | | | |
| | Step 8: At the end of the subroutine, the RET instruction retrieves the memory address where the program was interrupted and continues the execution. This is similar | | | | |
| F | Write a short not on 8085 microprocessor vectored intermets | | | | |
| | איותי א אוטון חטן טון טעסט וווינוטףוטנבאטו עכנוטובע ווונרוועףוא. | | | | |

The 8085 has five interrupt inputs (Figure 12.5). One is called INTR (discussed in the previous section), three are called RST 5.5, 6.5, and 7.5, respectively, and the fifth is called TRAP, a nonmaskable interrupt. These last four (RSTs and TRAP) are automatically vectored (transferred) to specific locations on memory page 00H without any external hardware. They do not require the INTA signal or an input port; the necessary hardware is already implemented inside the 8085. These interrupts and their call locations are as follows: **Call Locations** Interrupts 0024H 1. TRAP 2. RST 7.5 003CH 3. RST 6.5 0034H 002CH 4. RST 5.5 The TRAP has the highest priority, followed by RST 7.5, 6.5, 5.5, and INTR, in that order; however, the TRAP has a lower priority than the Hold signal used for DMA 5. Attempt *any three* of the following: 15 a. Explain the internal structure of the Pentium Pro Processor. Lavel 1 M Date Cart Diff. in \$128 Lover 2 Carbo the los The Pentium Pro is structured differently than earlier microprocessors. Early microprocessors contained an execution unit and a bus interface unit with a small cache buffering the execution unit for the bus interface unit. This structure was modified in later microprocessors, but the modifications were just additional stages within the microprocessors. The Pentium architecture is also a modification, but more significant than earlier microprocessors. Figure shows a block diagram of the internal structure of the Pentium Pro microprocessor. The system buses, which communicate to the memory and I/O, connect to an internal level 2 cache that is often on the main board in most other microprocessor systems. The level 2 cache in the Pentium Pro is either 256K bytes or 512K bytes. The integration of the level 2 cache speeds processing and reduces the number of components in a system. The bus interface unit (BIU) controls the access to the system buses through the level 2 cache, as it does in most other microprocessors. Again, the difference is that the level 2 cache is integrated. The BIU generates the memory address and control signals, and passes and fetches data or instructions to either a level 1 data cache or a level 1 instruction cache. Each cache is 8K bytes in size at present and may be made larger in future versions of the microprocessor. Earlier versions of the Intel microprocessor contained a unified cache that held both instructions and data. The implementation of separate caches improves performance because data-intensive programs no longer fill the cache with data. b. List any five Pentium instructions and explain the function of any two. Instruction Function CMPXCHG8B Compare and exchange eight bytes CPUID Return CPU identification code RDTSC Read time-stamp counter RDMSR Read model-specific register WRMSR Write model-specific register Return from system management interrupt RSM The CMPXCHG8B instruction is an extension of the CMPXCHG instruction added to the

| | 80486 instruction set. The CMPXCHG8B instruction compares the 64-bit number stored in | |
|----|---|--|
| | EDX and EAX with the contents of a 64-bit memory location or register pair. For example, the | |
| | CMPXCHG8B DATA2 instruction compared the eight bytes stored in memory location DATA2 with the 64 hit number in EDX and EAX. If DATA2 equals EDX EAX, the 64 hit number stored | |
| | in ECX:ERX is stored in memory location DATA2 If they are not equal the contents of DATA2 | |
| | are stored into FDX FAX. Note that the zero flag bit indicates that the contents of FDX FAX | |
| | were equal or not equal to DATA2 | |
| | word equal of not equal to DATTA2. | |
| | The CPUID instruction reads the CPU identification code and other information from | |
| | the Pentium. To use the CPUID instruction, first load EAX with the input value | |
| | and then execute CPUID. If a 0 is placed in EAX before executing the CPUID instruction, the | |
| | microprocessor returns | |
| | the vendor identification in EBX, EDX, and EBX. For example, the Intel Pentium | |
| | returns "GenuineIntel" in ASCII code with the "Genu" in the EBX, "inel' in EDX, and "intel" in | |
| | ECX. TheEDX register returns information if EAX is loaded with a T before executing the CPUID | |
| | Instruction. | |
| | The RDTSC instruction reads the time-stamp counter into EDX EAX. The time-stamp | |
| | counter counts CPU clocks from the time the microprocessor is reset, where the time-stamp counter | |
| | is initialized to an unknown count. Because this is a 64-bit count, a 1GHz microprocessor can | |
| | accumulate a count of over 580 years before the time-stamp counter rolls over. This instruction | |
| | functions only in real mode or privilege level 0 in protected mode. | |
| | | |
| | | |
| | The RDMSR and WRMSR instructions allow the model-specific registers to be read or | |
| | written. The model-specific registers are unique to the Pentium and are used to trace, check | |
| | performance, lesi, and check for machine errors. Boin instructions use ECA to convey the register | |
| | register addresses are 0H-13H. See Table 18-5 for a list of the Pentium model-specific registers and | |
| | their contents. As with the RDTSC instruction, these model-specific registers operate in the | |
| | real or privilege level 0 of protected mode. | |
| | | |
| | | |
| с. | Explain the CPUID instruction in Pentium II. | |
| c. | Explain the CPUID instruction in Pentium II. CPUID Instruction | |
| c. | Explain the CPUID instruction in Pentium II. CPUID Instruction Table below lists the values passed between the Pentium II and the CPUID instruction. These are | |
| c. | Explain the CPUID instruction in Pentium II. CPUID Instruction Table below lists the values passed between the Pentium II and the CPUID instruction. These are changed from earlier versions of the Pentium microprocessor. The version information returned | |
| c. | Explain the CPUID instruction in Pentium II. CPUID Instruction Table below lists the values passed between the Pentium II and the CPUID instruction. These are changed from earlier versions of the Pentium microprocessor. The version information returned after executing the CPUID instruction with a logic 0 in EAX is returned in EAX. The family ID is | |
| с. | Explain the CPUID instruction in Pentium II. CPUID Instruction Table below lists the values passed between the Pentium II and the CPUID instruction. These are changed from earlier versions of the Pentium microprocessor. The version information returned after executing the CPUID instruction with a logic 0 in EAX is returned in EAX. The family ID is returned in bits 8 to 11; the model ID is returned in bits 4 to 7. The stepping ID is returned in bits 0 | |
| с. | Explain the CPUID instruction in Pentium II. CPUID Instruction Table below lists the values passed between the Pentium II and the CPUID instruction. These are changed from earlier versions of the Pentium microprocessor. The version information returned after executing the CPUID instruction with a logic 0 in EAX is returned in EAX. The family ID is returned in bits 8 to 11; the model ID is returned in bits 4 to 7. The stepping ID is returned in bits 0 to 3. For the Pentium II, the model number is 6 and the family ID is a 3. The stepping number refers | |
| c. | Explain the CPUID instruction in Pentium II. CPUID Instruction Table below lists the values passed between the Pentium II and the CPUID instruction. These are changed from earlier versions of the Pentium microprocessor. The version information returned after executing the CPUID instruction with a logic 0 in EAX is returned in EAX. The family ID is returned in bits 8 to 11; the model ID is returned in bits 4 to 7. The stepping ID is returned in bits 0 to 3. For the Pentium II, the model number is 6 and the family ID is a 3. The stepping number refers to an update number—the higher the stepping | |
| c. | Explain the CPUID instruction in Pentium II. CPUID Instruction Table below lists the values passed between the Pentium II and the CPUID instruction. These are changed from earlier versions of the Pentium microprocessor. The version information returned after executing the CPUID instruction with a logic 0 in EAX is returned in EAX. The family ID is returned in bits 8 to 11; the model ID is returned in bits 4 to 7. The stepping ID is returned in bits 0 to 3. For the Pentium II, the model number is 6 and the family ID is a 3. The stepping number refers to an update number—the higher the stepping number, the newer the version. The features are indicated in the EDX register after executing the CPUID instruction with a grow in EAX. Only two new features are returned in EDX for the Pentium | |
| с. | Explain the CPUID instruction in Pentium II. CPUID Instruction Table below lists the values passed between the Pentium II and the CPUID instruction. These are changed from earlier versions of the Pentium microprocessor. The version information returned after executing the CPUID instruction with a logic 0 in EAX is returned in EAX. The family ID is returned in bits 8 to 11; the model ID is returned in bits 4 to 7. The stepping ID is returned in bits 0 to 3. For the Pentium II, the model number is 6 and the family ID is a 3. The stepping number refers to an update number—the higher the stepping number, the newer the version. The features are indicated in the EDX register after executing the CPUID instruction with a zero in EAX. Only two new features are returned in EDX for the Pentium II. Bit position 11 | |
| c. | Explain the CPUID instruction in Pentium II. CPUID Instruction Table below lists the values passed between the Pentium II and the CPUID instruction. These are changed from earlier versions of the Pentium microprocessor. The version information returned after executing the CPUID instruction with a logic 0 in EAX is returned in EAX. The family ID is returned in bits 8 to 11; the model ID is returned in bits 4 to 7. The stepping ID is returned in bits 0 to 3. For the Pentium II, the model number is 6 and the family ID is a 3. The stepping number refers to an update number—the higher the stepping number, the newer the version. The features are indicated in the EDX register after executing the CPUID instruction with a zero in EAX. Only two new features are returned in EDX for the Pentium II. Bit position 11 indicates whether the microprocessor supports the two new fast call instructions. SYSENTER and | |
| с. | Explain the CPUID instruction in Pentium II. CPUID Instruction Table below lists the values passed between the Pentium II and the CPUID instruction. These are changed from earlier versions of the Pentium microprocessor. The version information returned after executing the CPUID instruction with a logic 0 in EAX is returned in EAX. The family ID is returned in bits 8 to 11; the model ID is returned in bits 4 to 7. The stepping ID is returned in bits 0 to 3. For the Pentium II, the model number is 6 and the family ID is a 3. The stepping number refers to an update number—the higher the stepping number, the newer the version. The features are indicated in the EDX register after executing the CPUID instruction with a zero in EAX. Only two new features are returned in EDX for the Pentium II. Bit position 11 indicates whether the microprocessor supports the two new fast call instructions, SYSENTER and SYSEXIT. Bit position 23 indicates whether the microprocessor supports the MMX instruction set. | |
| с. | Explain the CPUID instruction in Pentium II. CPUID Instruction Table below lists the values passed between the Pentium II and the CPUID instruction. These are changed from earlier versions of the Pentium microprocessor. The version information returned after executing the CPUID instruction with a logic 0 in EAX is returned in EAX. The family ID is returned in bits 8 to 11; the model ID is returned in bits 4 to 7. The stepping ID is returned in bits 0 to 3. For the Pentium II, the model number is 6 and the family ID is a 3. The stepping number refers to an update number—the higher the stepping number, the newer the version. The features are indicated in the EDX register after executing the CPUID instruction with a zero in EAX. Only two new features are returned in EDX for the Pentium II. Bit position 11 indicates whether the microprocessor supports the two new fast call instructions, SYSENTER and SYSEXIT. Bit position 23 indicates whether the microprocessor supports the DMX instruction set. Bit 16 indicates whether the microprocessor supports the page attribute table or PAT. Bit 17 | |
| с. | Explain the CPUID instruction in Pentium II. CPUID Instruction Table below lists the values passed between the Pentium II and the CPUID instruction. These are changed from earlier versions of the Pentium microprocessor. The version information returned after executing the CPUID instruction with a logic 0 in EAX is returned in EAX. The family ID is returned in bits 8 to 11; the model ID is returned in bits 4 to 7. The stepping ID is returned in bits 0 to 3. For the Pentium II, the model number is 6 and the family ID is a 3. The stepping number refers to an update number—the higher the stepping number, the newer the version. The features are indicated in the EDX register after executing the CPUID instruction with a zero in EAX. Only two new features are returned in EDX for the Pentium II. Bit position 11 indicates whether the microprocessor supports the two new fast call instructions, SYSENTER and SYSEXIT. Bit position 23 indicates whether the microprocessor supports the page attribute table or PAT. Bit 17 indicates whether the microprocessor supports the page attribute table or PAT. Bit 17 | |
| с. | Explain the CPUID instruction in Pentium II. CPUID Instruction Table below lists the values passed between the Pentium II and the CPUID instruction. These are changed from earlier versions of the Pentium microprocessor. The version information returned after executing the CPUID instruction with a logic 0 in EAX is returned in EAX. The family ID is returned in bits 8 to 11; the model ID is returned in bits 4 to 7. The stepping ID is returned in bits 0 to 3. For the Pentium II, the model number is 6 and the family ID is a 3. The stepping number refers to an update number—the higher the stepping number, the newer the version. The features are indicated in the EDX register after executing the CPUID instruction with a zero in EAX. Only two new features are returned in EDX for the Pentium II. Bit position 11 indicates whether the microprocessor supports the two new fast call instructions, SYSENTER and SYSEXIT. Bit position 23 indicates whether the microprocessor supports the DAT. Bit 17 indicates whether the microprocessor supports the page attribute table or PAT. Bit 17 indicates whether the microprocessor supports the page size TABLE CPUID instruction for the Pentium II. | |
| с. | Explain the CPUID instruction in Pentium II. CPUID Instruction Table below lists the values passed between the Pentium II and the CPUID instruction. These are changed from earlier versions of the Pentium microprocessor. The version information returned after executing the CPUID instruction with a logic 0 in EAX is returned in EAX. The family ID is returned in bits 8 to 11; the model ID is returned in bits 4 to 7. The stepping ID is returned in bits 0 to 3. For the Pentium II, the model number is 6 and the family ID is a 3. The stepping number refers to an update number—the higher the stepping number, the newer the version. The features are indicated in the EDX register after executing the CPUID instruction with a zero in EAX. Only two new features are returned in EDX for the Pentium II. Bit position 11 indicates whether the microprocessor supports the two new fast call instructions, SYSENTER and SYSEXIT. Bit position 23 indicates whether the microprocessor supports the page attribute table or PAT. Bit 17 indicates whether the microprocessor supports the page size TABLE CPUID instruction for the Pentium II. Input EAX Maximum allowed input to EAX for CPUID. | |
| с. | Explain the CPUID instruction in Pentium II.CPUID InstructionTable below lists the values passed between the Pentium II and the CPUID instruction. These arechanged from earlier versions of the Pentium microprocessor. The version information returnedafter executing the CPUID instruction with a logic 0 in EAX is returned in EAX. The family ID isreturned in bits 8 to 11; the model ID is returned in bits 4 to 7. The stepping ID is returned in bits 0to 3. For the Pentium II, the model number is 6 and the family ID is a 3. The stepping number refersto an update number—the higher the steppingnumber, the newer the version. The features are indicated in the EDX register after executing theCPUID instruction with a zero in EAX. Only two new features are returned in EDX for the PentiumII. Bit position 11indicates whether the microprocessor supports the two new fast call instructions, SYSENTER andSYSEXIT. Bit position 23 indicates whether the microprocessor supports the page attribute table or PAT. Bit 17indicates whether the microprocessor supports the page sizeTABLE CPUID instruction for the Pentium II.InputEAX Maximum allowed input to EAX for CPUID0EAX Maximum allowed input to EAX for CPUID0EBX "unc6" | |
| с. | Explain the CPUID instruction in Pentium II.CPUID InstructionTable below lists the values passed between the Pentium II and the CPUID instruction. These arechanged from earlier versions of the Pentium microprocessor. The version information returnedafter executing the CPUID instruction with a logic 0 in EAX is returned in EAX. The family ID isreturned in bits 8 to 11; the model ID is returned in bits 4 to 7. The stepping ID is returned in bits 0to 3. For the Pentium II, the model number is 6 and the family ID is a 3. The stepping number refersto an update number—the higher the steppingnumber, the newer the version. The features are indicated in the EDX register after executing theCPUID instruction with a zero in EAX. Only two new features are returned in EDX for the PentiumII. Bit position 11indicates whether the microprocessor supports the two new fast call instructions, SYSENTER andSYSEXIT. Bit position 23 indicates whether the microprocessor supports the page attribute table or PAT. Bit 17indicates whether the microprocessor supports the page attribute table or PAT. Bit 17indicates whether the microprocessor supports the page sizeTABLE CPUID instruction for the Pentium II.InputEAX Maximum allowed input to EAX for CPUID0EAX Maximum allowed input to EAX for CPUID0ECX "Inei" | |
| c | Explain the CPUID instruction in Pentium II. CPUID Instruction Table below lists the values passed between the Pentium II and the CPUID instruction. These are changed from earlier versions of the Pentium microprocessor. The version information returned after executing the CPUID instruction with a logic 0 in EAX is returned in EAX. The family ID is returned in bits 8 to 11; the model ID is returned in bits 4 to 7. The stepping ID is returned in bits 0 to 3. For the Pentium II, the model number is 6 and the family ID is a 3. The stepping number refers to an update number—the higher the stepping number, the newer the version. The features are indicated in the EDX register after executing the CPUID instruction with a zero in EAX. Only two new features are returned in EDX for the Pentium II. Bit position 11 indicates whether the microprocessor supports the two new fast call instructions, SYSENTER and SYSEXIT. Bit position 23 indicates whether the microprocessor supports the page attribute table or PAT. Bit 17 indicates whether the microprocessor supports the page size TABLE CPUID instruction for the Pentium II. Input EAX Maximum allowed input to EAX for CPUID 0 EBX "uneG" 0 EDX "letn" | |
| c. | Explain the CPUID instruction in Pentium II. CPUID Instruction Table below lists the values passed between the Pentium II and the CPUID instruction. These are changed from earlier versions of the Pentium microprocessor. The version information returned after executing the CPUID instruction with a logic 0 in EAX is returned in EAX. The family ID is returned in bits 8 to 11; the model ID is returned in bits 4 to 7. The stepping ID is returned in bits 0 to 3. For the Pentium II, the model number is 6 and the family ID is a 3. The stepping number refers to an update number—the higher the stepping number, the newer the version. The features are indicated in the EDX register after executing the CPUID instruction with a zero in EAX. Only two new features are returned in EDX for the Pentium II. Bit position 11 indicates whether the microprocessor supports the two new fast call instructions, SYSENTER and SYSEXIT. Bit position 23 indicates whether the microprocessor supports the page attribute table or PAT. Bit 17 indicates whether the microprocessor supports the page size TABLE CPUID instruction for the Pentium II. Input EAX Output Register Contents 0 EAX Maximum allowed input to EAX for CPUID 0 EBX "uneG" 0 EDX "left" | |
| c. | Explain the CPUID instruction in Pentium II. CPUID Instruction Table below lists the values passed between the Pentium II and the CPUID instruction. These are changed from earlier versions of the Pentium microprocessor. The version information returned after executing the CPUID instruction with a logic 0 in EAX is returned in EAX. The family ID is returned in bits 8 to 11; the model ID is returned in bits 4 to 7. The stepping ID is returned in bits 0 to 3. For the Pentium II, the model number is 6 and the family ID is a 3. The stepping number refers to an update number—the higher the stepping number, the newer the version. The features are indicated in the EDX register after executing the CPUID instruction with a zero in EAX. Only two new features are returned in EDX for the Pentium II. Bit position 11 indicates whether the microprocessor supports the two new fast call instructions, SYSENTER and SYSEXIT. Bit position 23 indicates whether the microprocessor supports the page attribute table or PAT. Bit 17 indicates whether the microprocessor supports the page size TABLE CPUID instruction for the Pentium II. Input EAX Maximum allowed input to EAX for CPUID EAX Maximum allowed input to EAX for CPUID EBX "uneG" 0 EDX "left" EAX Version number EAX Version number 1 EAX Version number EAX Version number EAX Version number 1 EAX Version number EAX Version number EAX Version number | |
| c. | Explain the CPUID instruction in Pentium II. CPUID Instruction Table below lists the values passed between the Pentium II and the CPUID instruction. These are changed from earlier versions of the Pentium microprocessor. The version information returned after executing the CPUID instruction with a logic 0 in EAX is returned in EAX. The family ID is returned in bits 8 to 11; the model ID is returned in bits 4 to 7. The stepping ID is returned in bits 0 to 3. For the Pentium II, the model number is 6 and the family ID is a 3. The stepping number refers to an update number—the higher the stepping number, the newer the version. The features are indicated in the EDX register after executing the CPUID instruction with a zero in EAX. Only two new features are returned in EDX for the Pentium II. Bit position 11 indicates whether the microprocessor supports the two new fast call instructions, SYSENTER and SYSEXIT. Bit position 23 indicates whether the microprocessor supports the page attribute table or PAT. Bit 17 indicates whether the microprocessor supports the page size TABLE CPUID instruction for the Pentium II. Input EAX Maximum allowed input to EAX for CPUID EBX "uneG" 0 EDX "lend" 1 EAX Version number 1 EAX Version number 1 EAX Version number 2 EAX Cache data | |
| c | Explain the CPUID instruction in Pentium II. CPUID Instruction Table below lists the values passed between the Pentium II and the CPUID instruction. These are changed from earlier versions of the Pentium microprocessor. The version information returned after executing the CPUID instruction with a logic 0 in EAX is returned in EAX. The family ID is returned in bits 8 to 11; the model ID is returned in bits 4 to 7. The stepping ID is returned in bits 0 to 3. For the Pentium II, the model number is 6 and the family ID is a 3. The stepping number refers to an update number—the higher the stepping number, the newer the version. The features are indicated in the EDX register after executing the CPUID instruction with a zero in EAX. Only two new features are returned in EDX for the Pentium II. Bit position 11 indicates whether the microprocessor supports the two new fast call instructions, SYSENTER and SYSEXIT. Bit position 23 indicates whether the microprocessor supports the page attribute table or PAT. Bit 17 indicates whether the microprocessor supports the page size TABLE CPUID instruction for the Pentium II. Input EAX Output Register Contents 0 EAX Maximum allowed input to EAX for CPUID 0 EBX "uneG" 0 EAX Version number 1 EAX Version number 1 EDX feature information 2 EAX Cache data 2 EAX Cache data | |
| c. | Explain the CPUID instruction in Pentium II. CPUID Instruction Table below lists the values passed between the Pentium II and the CPUID instruction. These are changed from earlier versions of the Pentium microprocessor. The version information returned after executing the CPUID instruction with a logic 0 in EAX is returned in EAX. The family ID is returned in bits 8 to 11; the model ID is returned in bits 4 to 7. The stepping ID is returned in bits 0 to 3. For the Pentium II, the model number is 6 and the family ID is a 3. The stepping number refers to an update number—the higher the stepping number, the newer the version. The features are indicated in the EDX register after executing the CPUID instruction with a zero in EAX. Only two new features are returned in EDX for the Pentium II. Bit position 11 indicates whether the microprocessor supports the two new fast call instructions, SYSENTER and SYSEXIT. Bit position 23 indicates whether the microprocessor supports the page attribute table or PAT. Bit 17 indicates whether the microprocessor supports the page size TABLE CPUID instruction for the Pentium II. Input EAX Output Register Contents 0 EAX Maximum allowed input to EAX for CPUID 0 EBX "uneG" 1 EAX Version number 1 EAX Cache data 2 EAX Cache data 2 EDX Cache data | |
| с. | Explain the CPUID instruction in Pentium II. CPUID Instruction Table below lists the values passed between the Pentium II and the CPUID instruction. These are changed from earlier versions of the Pentium microprocessor. The version information returned after executing the CPUID instruction with a logic 0 in EAX is returned in EAX. The family ID is returned in bits 8 to 11; the model ID is returned in bits 4 to 7. The stepping ID is returned in bits 0 to 3. For the Pentium II, the model number is 6 and the family ID is a 3. The stepping number refers to an update number—the higher the stepping number, the newer the version. The features are indicated in the EDX register after executing the CPUID instruction with a zero in EAX. Only two new features are returned in EDX for the Pentium II. Bit position 11 indicates whether the microprocessor supports the two new fast call instructions, SYSENTER and SYSEXIT. Bit position 23 indicates whether the microprocessor supports the page attribute table or PAT. Bit 17 indicates whether the microprocessor supports the page attribute table or PAT. Bit 17 indicates whether the microprocessor supports the page attribute table or PAT. Bit 17 indicates whether the microprocessor supports the page attribute table or PAT. Bit 17 indicates whether the microprocessor supports the page size TABLE CPUID instruction for the Pentium II. Input EAX Maximum allowed input to EAX for CPUID 0 EAX "uneG" 0 EAX Version number 1 EDX Feature information 2 <th></th> | |
| c. | Explain the CPUID instruction in Pentium II. CPUID Instruction Table below lists the values passed between the Pentium II and the CPUID instruction. These are changed from earlier versions of the Pentium microprocessor. The version information returned after executing the CPUID instruction with a logic 0 in EAX is returned in EAX. The family ID is returned in bits 8 to 11; the model ID is returned in bits 4 to 7. The stepping ID is returned in bits 0 to 3. For the Pentium II, the model number is 6 and the family ID is a 3. The stepping number refers to an update number—the higher the stepping number, the newer the version. The features are indicated in the EDX register after executing the CPUID instruction with a zero in EAX. Only two new features are returned in EDX for the Pentium II. Bit position 11 indicates whether the microprocessor supports the two new fast call instructions, SYSENTER and SYSEXIT. Bit position 23 indicates whether the microprocessor supports the page attribute table or PAT. Bit 17 indicates whether the microprocessor supports the page size TABLE CPUID instruction for the Pentium II. Input EAX Output Register Contents 0 EDX "inei" 1 EAX Waximum allowed input to EAX for CPUID 2 EAX Cache data 2 EBX Cache data 2 EDX Cache data 2 EDX Cache data 2 EDX Cache data 3 ECX Cache data | |
| c | Explain the CPUID instruction in Pentium II. CPUID Instruction Table below lists the values passed between the Pentium II and the CPUID instruction. These are changed from earlier versions of the Pentium microprocessor. The version information returned after executing the CPUID instruction with a logic 0 in EAX is returned in EAX. The family ID is returned in bits 8 to 11; the model ID is returned in bits 4 to 7. The stepping ID is returned in bits 0 to 3. For the Pentium II, the model number is 6 and the family ID is a 3. The stepping number meters to an update number—the higher the stepping number, the newer the version. The features are indicated in the EDX register after executing the CPUID instruction with a zero in EAX. Only two new features are returned in EDX for the Pentium II. Bit position 11 indicates whether the microprocessor supports the two new fast call instructions, SYSENTER and SYSEXIT. Bit position 23 indicates whether the microprocessor supports the page attribute table or PAT. Bit 17 indicates whether the microprocessor supports the page size TABLE CPUID instruction for the Pentium II. Input EAX Output Register Contents 0 EAX Maximum allowed input to EAX for CPUID 0 EAX Cache data 2 EBX Cache data 2 EAX Cache data 2 EAX Cache data 3 EDX Cache data 4 EDX Cache data | |
| C. | Explain the CPUID instruction in Pentium II. CPUID Instruction Table below lists the values passed between the Pentium II and the CPUID instruction. These are changed from earlier versions of the Pentium microprocessor. The version information returned after executing the CPUID instruction with a logic 0 in EAX is returned in EAX. The family ID is returned in bits 8 to 11; the model number is 6 and the family ID is a 3. The stepping ID is returned in bits 0 to 3. For the Pentium II, the model number is 6 and the family ID is a 3. The stepping number refers to an update number—the higher the stepping number, the newer the version. The features are indicated in the EDX register after executing the CPUID instruction with a zero in EAX. Only two new features are returned in EDX for the Pentium II. Bit position 11 indicates whether the microprocessor supports the two new fast call instructions, SYSENTER and SYSEXIT. Bit position 23 indicates whether the microprocessor supports the page attribute table or PAT. Bit 17 indicates whether the microprocessor supports the page size TABLE CPUID instruction for the Pentium II. Input EAX Output Register Contents 0 EAX Maximum allowed input to EAX for CPUID 0 EAX Version number 1 EAX Ocache data 2 EAX Cache data 2 EAX Cache data 2 EAX Cache data 2 EAX Cache data 3 Extension found with the Pentium Pro and Pentium II microprocessors. The page size extension allo | |

| | Family | Core i7 | Core i5 | Core i5 | Core i3 | Pentium |
|----|--|-------------------|-----------------|--------------------|-------------------|-------------|
| | Codename | Lynnfield | Lynnfield | Clarkdale | Clarkdale | Clarkdale |
| | Cores | 4 | 4 | 2 | 2 | 2 |
| | Hyper-Threading support | Yes | No | Yes | Yes | No |
| | Clock frequencies | 2.8-2.93 GHz | 2.66 GHz | 3.20-3.46 GHz | 2.93-3.06 GHz | 2.80 GHz |
| | L3 cache | 8 MB | 8 MB | 4 MB | 4 MB | 3 MB |
| | Graphics core | No | No | Yes | Yes | Yes |
| | Turbo Boost | Yes | Yes | Yes | No | No |
| | Max. memory | | | | | DDR3- |
| | frequency | DDR3-1600 | DDR3-1333 | DDR3-1333 | DDR3-1333 | 1067 |
| | TDP | 95 W | 95 W | 73-87 W | 73 W | 73 W |
| | Price | \$284-\$562 | \$196 | \$176-\$284 | \$113-\$133 | \$87 |
| e. | What are the features of the SPARC Architecture? | | | | | |
| | • A linear, 32- | bit address spa | ce. | | | |
| | • Few and sim | ple instruction | formats — A | All instructions a | re 32 bits wide | , and |
| | are aligned of | n 32-bit bounda | aries in memo | ory. There are of | nly three basic | |
| | instruction fo | ormats, and they | y feature unif | orm placement | of opcode and r | register |
| | Eavy address | s. Unly load and | a store instru | dress is given by | emory and I/O. | r + |
| | • . rew address register" or " | register+imme | diate." | uress is given b | y entiter registe | 71 ' |
| | Triadic regis | ster addresses | – Most instru | ctions operate o | n two register | |
| | operands (or | one register an | d a constant). | , and place the r | esult in a third | |
| | register. | | | | | |
| | • A large "wir | ndowed" registe | er file — At a | any one instant, | a program sees | 8 |
| | global intege | r registers plus | a 24-register | window into a | larger register f | ile. |
| | The windowed registers can be described as a cache of procedure arguments, local values, and return addresses. A separate floating-point register file — configurable by software into 32 | | | | | ients, |
| | | | | | | 32 |
| | single-precis | ion (32-bit), 16 | double-preci | sion (64-bit), 8 | quad-precision | |
| | registers (128 | 3-bit), or a mixt | ture thereof. | | | |
| | Delayed con | ntrol transfer— | The processo | or always fetche | s the next instru | iction |
| | after a delaye | ed control-trans | fer instructio | n. It either exec | utes it or not, | |
| | depending or | 1 the control-tra | ansier instruc | tion's "annul" b | It. | ation |
| | • . rast trap nat | ister window i | n the register | file. | and cause alloc | alloll |
| | Tagged instr | ructions — The | tagged add/s | subtract instruct | ons assume that | t the |
| | • Tagged instructions — The tagged add/subtract instructions assume that the two least-significant bits of the operands are tag bits. | | | | | - |
| | | | | | | |
| f. | What are the variou | ıs data format | in the SPAI | RC Architectur | e? | |
| | The SPARC architec | ture recognizes | three fundan | nental data form | ats (or types): | |
| | Signed Integer 8, | 16, 32, and 64 | bits 54 bits | | | |
| | Floating-Point — 32 | 2, 64, and 128 h | oits | | | |
| | The format widths ar | e defined as: | | | | |
| | Byte — 8 bits | | | | | |
| | Halfword—16 bits | | | | | |
| | Word/Singleword — | - 32 bits | | | | |
| | Doubleword 64 b | DITS (30-bit valu | le plus 2 tag | DITS) | | |
| | Ouadword— 128 bit | ns ts | | | | |
| | The Signed Integer for | ormats encode t | two's-comple | ment whole nur | nbers. The | |
| | Unsigned Integer for | mats are genera | al-purpose in | that they do not | encode any par | ticular |
| | data type; they can represent a whole number, string, fraction, boolean | | | | | |
| | value, etc. The Floating-Point formats conform to the IEEE Standard for Binary | | | | | |
| . | Floating-Point Arithmetic, ANSI/IEEE Standard 754-1985. The Tagged formats | | | | | |
| | uenne a word ill which | un une reast-sigi | inneant two D | ms are treated a | s lag Ulls. | |